
MOS Linear Image Sensors

1990 CATALOG



Type No.	Number of Photodiodes	Sensitive Area per Element (Photodiode Pitch × Height)	Total Sensitive Area	Spectral Response	Distinct Features	Page
Serial/Curi	ent Output	Types				
S3901-128Q	128		6.4 × 2.5mm	000		
-256Q	256	50μm × 2.5mm	12.8 × 2.5mm	200 to		
-512Q	512		25.6 × 2.5mm	1000nm		
S3904-256Q	256		6.4 × 2.5mm	000		1
-512Q	512	25μm × 2.5mm	12.8 × 2.5mm	200 to	Low power consumption	
-1024Q	1024		25.6 × 2.5mm	1000nm	Superior	
S3902-128Q	128		6.4 × 0.5mm	000	linearity	
-256Q	256	50μm × 0.5mm	12.8 × 0.5mm	200 to	Wide dynamic	
-512Q	512		25.6 × 0.5mm	1000nm	range	
S3903-256Q	256		6.4 × 0.5mm			9
-512Q	512	25μm × 0.5mm	12.8 × 0.5mm	200 to		
-1024Q	1024		25.6 × 0.5mm	1000nm		
-256Q -512Q	256	50μm × 2.5mm	12.8 × 2.5mm	to 1000nm		
S3921-128Q	128		6.4 × 2.5mm	200		
-512Q	512		25.6 × 2.5mm	1000nm		17
S3924-256Q	256		6.4 × 2.5mm	200		
-512Q	512	25μm × 2.5mm	12.8 × 2.5mm	to	Boxcar output	
				1 1000nm	waveform	
-1024Q			25.6×2.5 mm		7101010111	
			$25.6 \times 2.5 \text{mm}$ $6.4 \times 0.5 \text{mm}$	200	Simple external	
-1024Q	1024	50μm × 0.5mm		200 to		
-1024Q S3922-128Q	1024 128	50μm × 0.5mm	6.4 × 0.5mm		Simple external readout circuit Wide dynamic	
-1024Q S3922-128Q -256Q	1024 128 256	50μm × 0.5mm	6.4 × 0.5mm 12.8 × 0.5mm	to 1000nm	Simple external readout circuit	25
-1024Q \$3922-128Q -256Q -512Q	1024 128 256 512	50μm × 0.5mm 25μm × 0.5mm	6.4 × 0.5mm 12.8 × 0.5mm 25.6 × 0.5mm	to	Simple external readout circuit Wide dynamic	25
-1024Q S3922-128Q -256Q -512Q S3923-256Q	1024 128 256 512 256 512		6.4×0.5 mm 12.8×0.5 mm 25.6×0.5 mm 6.4×0.5 mm	to 1000nm 200	Simple external readout circuit Wide dynamic	25
-1024Q S3922-128Q -256Q -512Q S3923-256Q -512Q -1024Q	1024 128 256 512 256 512	25μm × 0.5mm	6.4×0.5 mm 12.8×0.5 mm 25.6×0.5 mm 6.4×0.5 mm 12.8×0.5 mm	to 1000nm 200 to	Simple external readout circuit Wide dynamic	25
-1024Q S3922-128Q -256Q -512Q S3923-256Q -512Q -1024Q	1024 128 256 512 256 512 1024	25μm × 0.5mm	6.4×0.5 mm 12.8×0.5 mm 25.6×0.5 mm 6.4×0.5 mm 12.8×0.5 mm	to 1000nm 200 to 1000nm	Simple external readout circuit Wide dynamic range	25
-1024Q S3922-128Q -256Q -512Q S3923-256Q -512Q -1024Q	1024 128 256 512 256 512 1024 ddress Type	25μm × 0.5mm	6.4×0.5 mm 12.8×0.5 mm 25.6×0.5 mm 6.4×0.5 mm 12.8×0.5 mm 25.6×0.5 mm	to 1000nm 200 to 1000nm	Simple external readout circuit Wide dynamic	
-1024Q \$3922-128Q -256Q -512Q \$3923-256Q -512Q -1024Q Random Ac \$3900-512Q	1024 128 256 512 256 512 1024 ddress Type	25μm × 0.5mm	6.4×0.5 mm 12.8×0.5 mm 25.6×0.5 mm 6.4×0.5 mm 12.8×0.5 mm 25.6×0.5 mm	to 1000nm 200 to 1000nm	Simple external readout circuit Wide dynamic range Random	25

Peripheral Circuits (Driver/Amplifier Circuits and Pulse Generators)

Type No.	Applicable MOS Linear Image Sensors	Features	Page
C4069	S3901, S3902, S3903, S3904	S3903, S3904 High speed operation	
C4070	S3901, S3902, S3903, S3904	Low noise operation, superior linearity, boxcar output waveform	43
C4072	S3900, S3906	Low noise operation, superior linearity, boxcar output waveform	45
C4074	S3921, S3922, S3923, S3924	Simple construction, boxcar output waveform, low cost	47
C4091	Pulse generator for C4069, C4070, and C	04074	

In addition to the extensive range of standard devices, Hamamatsu will design and manufacture custom image sensors and peripheral circuits, such as image sensors with fiber optic faceplates, special packages, or integrated signal processing circuitry. Hamamatsu welcomes your special requirements.

HAMAMATSU

TECHNICAL DATA

SERIAL/CURRENT OUTPUT TYPE MOS LINEAR IMAGE SENSORS S3901, S3904 SERIES

Wide Sensitive Area (2.5mm Photodiode Height), High UV Sensitivity, Excellent Photometric Capabilities, Low Power Consumption

FEATURES

Wide photosensitive area

Photodiode pitch : $50\mu m$ (S3901), $25\mu m$ (S3904)

Photodiode height: 2.5mm

. High UV sensitivity with good stability

Excellent photometric capabilities

Low dark current and high saturation charge

Good linearity

Wide dynamic range

Low power consumption : less than 1mW


Start pulse and clock pulses are CMOS logic compatible

APPLICATIONS


- Multichannel spectrophotometry
- Image readout systems

DESCRIPTION

By applying NMOS technology to the manufacture of self-scanning linear photodiode arrays, Hamamatsu can offer higher performance and increased flexibility to photometric instrument manufacturers. The new design achieves high UV sensitivity without deterioration even by extended UV exposure. Application is simplified because of low power consumption and single video output line. All members of the series are pin compatible.



The S3901 and S3904 series MOS linear image sensors feature a good output linearity over a wide dynamic range and low power consumption, and have a wide photosensitive area of 2.5mm photodiode height with a photodiode pitch of $50\mu m$ (S3901) or $25\mu m$ (S3904). Each series is available with three different number of photodiodes; 128, 256 and 512 for the S3901 series, 256, 512 and 1024 for the S3904 series.



MOS LINEAR IMAGE SENSORS \$3901, \$3904 SERIES

MAXIMUM RATINGS

源表版表演 原 原来来 () 日本の () 日本の	Symbols	\$3901, \$3904 Series	Units
Supply Clock Amplitude	Vφ	15	V
Operating Temperature ①	Topr	-40 to +65	°C
Storage Temperature	Tstg	-40 to +85	[*] C

① No dew

ELECTRICAL CHARACTERISTICS (Ta=25°C)

BEARS BEAR DATE WATER BEAR BEAR BEAR	Symbols	9	3901 S	eries 💮	S3	904 Ser	les	Units
Talalista S	WAR WAR WAR WAR WAR	Min.	Тур.	Max.	Min.	Тур.	Max.	Oints
Video Bias Voltage ①	Vb	1.5	Vφ-3.0	Vφ-2.5	1.5	Vφ-3.0	Vφ-2.5	V
Saturation Control Gate Voltage	V scg	_	0			0	_	V
Saturation Control Drain Voltage	V _{scd}	_	٧b			Vb	_	٧
Start Pulse Voltage (∮st) ⊕ -High	V _{\$\phi_S\$} (H)	4.5	Vφ	10	4.5	Vφ	10	V
-Low	Vφ _S (L)	0	_	0.4	0	_	0.4	V
Clock Pulse Voltage (φ1, φ2) -High	Vφ1, Vφ2(H)	4.5	5	10	4.5	5	10	V
-Low	Vφ1, Vφ2(L)	0	_	0.4	0		0.4	V
Start Pulse Rise/Fall Times (¢st)	trøs , trøs	_	_	500	_		500	ns
Start Pulsewidth (ϕ st)	t _{pw} øs	200		_	200	_	_	ns
Clock Pulse Rise/Fall Times (φ1, φ2)	$t_{r\phi_1}, t_{r\phi_2},$			500			500	ns
	$t_{f\phi_1}, t_{f\phi_2}$			500			000	113
Clock Pulsewidth (ϕ 1, ϕ 2)	tpwφ ₁ ,tpwφ ₂	200	_	_	200	~	_	ns
Start Pulse (ϕ st) and Clock Pulse (ϕ 2) + ,	200			200			ns
Qverlap	ĺ tφον	200			200			115
Clock Pulse Space	X1, X2	0		_	0		_	ns
Data Rate	f	0.1	_	2000	0.1	_	2000	kHz
Video Delay Time (50% of saturation)	2)		80	(-128Q) —	_	100 (-256Q) –	ns
	tvd		120	(-256Q) —		150 (-512Q) —	ns
		_	160	(-512Q) —		200 (-1024Q) —	ns
Clock Pulse Line Capacitance	Сф	_	20 (-128Q) —	_	26 (-256Q) —	pF
(φ1, φ2) at 5V bias			37 (-256Q) —	_	50 (-512Q) –	pF
		<u> </u>	72 (-512Q) —	_	93 (-1024Q) —	pF
Video Line Capacitance at 2V bias	Cv	_	9 (-128Q) —	_	9 (-256Q) —	pF
			14 (-256Q) —	_	14 (-512Q) –	pF
		. —	27 (-512Q) —		27 (-1024Q) —	pF
Power Consumption	Р	_	_	1	_	_	1	mW

 $[\]textcircled{1} V_{\phi}$ is supply clock amplitude.

² Measured with Hamamatsu C4069 driver/amplifier circuit.

ELECTRO-OPTICAL CHARACTERISTICS (Ta=25°C)

SA SECTION ASSESSMENT OF THE SECTION ASSESSM	Symbols	S3	901 Se	ries 📜 🕠	() () () () () ()	04 Sei	N 5 × 10	Linite and
Farameters, the second of the		Min.	Typ.	Max.	Min.	Тур.	Max.	Oillis
Photodiode Pitch		_	50	_	_	25	_	μm
Photodiode Height		_	2.5	_	_	2.5	_	mm
Photodiode Dark Current ①	Id		0.4	0.6	_	0.2	0.3	pA
Photodiode Capacitance ①	Cph		20	_	_	10	_	pF
Spectral Response (20% of peak)	λ	20	00 to 10	00	20	0 to 10	00	nm
Wavelength of Peak Response	λр	_	600	_	_	600	_	nm
Saturation Exposure ①	Esat	_	80	_	_	80	_	mlx+s
Saturation Charge ①	Q _{sat}	_	40	-	_	20	_	рC
Sensitivity Uniformity (50% of satura-				±3	_		+3	%
tion, excluding first and last elements)								,3

① Video bias voltage: 2.0V, Supply clock amplitude: 5.0V

Figure 3: Typical Spectral Response






Figure 4: Output Charge vs. Exposure




MOS LINEAR IMAGE SENSORS S3901, S3904 SERIES

DIMENSIONAL OUTLINES (Unit: mm)


S3901-128Q S3904-256Q



S3901-256Q S3904-512Q



S3901-512Q S3904-1024Q



* Optical distance from the outer surface of the quartz window to the chip surface.


Mechanical Specifications

Parameters	S3901 -128Q	S3901 -256Q	S3901 -512Q	S3904 -256Q	S3904 512Q	S3904 -1024Q	Units
Number of Photodiodes	128	256	512	256	512	1024	_
Ceramic Length	31	.75	40.6	31	.75	40.6	mm
Number of Pins		22	-		22	-	_
Window Material ①		Quartz			Quartz		
Net Weight	3	.0	3.5	3	.0	3.5	g

① Fiber optic window is available



PINOUT AND RECOMMENDED OPERATING CONDITIONS



 $V_{SS}\,,\,V_{Sub}$ and NC should be grounded.

Terminals	Input or Output	Description
φ1, φ2	Input (CMOS logic compatible)	Pulses for operating the MOS shift register. As the video output signal is obtained being synchronized with the rise of ϕ 2, the video data rate is equal to the clock pulse frequency.
φ _{st}	Input (CMOS logic compatible)	Pulse for start operating the MOS shift register. The time interval between start pulses is equal to the signal accumulation time.
V _{SS}	Passive node	Connected with the anode of each photodiode. The should be grounded.
V _{scg}	Input	Used for restricting blooming. This shoud be grounded when it is not necessary.
V _{scd}	Input	Used for restricting blooming. This shoud be biased at a voltage equal to the video bia even when it is not necessary.
ACTIVE VIDEO	Output	Video output signal. A positive voltage should be applied to the video lir connecting with photodiode cathodes so that each photodiode is reverse-biased. It is recommended that the video bias be 2V when the amplitude of ϕ_1 , ϕ_2 and ϕ_{St} at 5V.
DUMMY VIDEO	Output	This has the same structure as the active video, but is n connected with photodiodes, so only spike noise output. It should be biased at a voltage equal to the activideo line. Open circuit when it is not necessary.
V _{sub}	Passive node	Connected with the silicon substrate. This should I grounded.
EOS	Output (CMOS logic compatible)	This should be pulled up at 5V using a $10k\Omega$ resisted Negative polarity. This is obtained synchronously with the $\phi 2$ timing right after the last photodiode is addressed.
NC		No connection. These should be grounded.

DRIVER CIRCUIT

Driver Circuit

No DC supply voltage is required for driving the S3901 and S3904 series MOS linear image sensors. The V_{SS} , V_{Sub} and all NC terminals should be grounded, however. Driving the MOS shift register requires a start pulse $(\phi\,st)$ and two-phase clock pulses $(\phi\,1,\,\phi\,2)$. The polarities of $\phi\,st$, $\phi\,1$ and $\phi\,2$ are positive and these pulses are CMOS logic compatible.

 ϕ 1 and ϕ 2 can be either fully separated or in the complementary relation. However, the overlap should not exceed 50% of the rise or fall edge between ϕ 1 and ϕ 2, and the pulsewidth of ϕ 1 and ϕ 2 must be longer than 200 ns. Since the photodiode signal is obtained at the rise of every ϕ 2, the clock pulse frequency determines the video data rate.


The amplitude of ϕ st should be equal to that of ϕ 1 and

 ϕ 2. The shift register starts to read out the signal with the high level of ϕ st, so the time interval of each ϕ st determines the signal accumulation time. The pulsewidth of ϕ st must also be longer than 200ns and must be overlapped with ϕ 2 for at least 200ns. Moreover, in order to start the shift register normally, ϕ 2 must be changed only once from the high level to the low level during the high level of ϕ st. The timing diagram for each pulse is shown in Figure 5.

• End of Scan (EOS)

By wiring the $\overline{\text{EOS}}$ terminal at 5V using a pull-up resistor of $10\text{k}\Omega$, the end of scan signal is obtained, being synchronized with the $\phi 2$ timing right after the last photodiode is addressed.





Signal Readout Circuit

Signal readout methods consist of the current-detection mode (current-voltage conversion mode) using a resistive load and the current-integration mode using a charge amplifier. In either method, a positive bias must be applied to the video line because the photodiode anode of MOS linear image sensors is at 0V (Vss). Figure 6 shows the video bias voltage margin. Higher supply clock

amplitude allows larger video bias and saturation charge. Conversely, if the video bias is set at a low level with higher supply clock amplitude, the fall time of video output waveform can be shortend. It is recommended that the video bias be set at 2V when the amplitude of ϕ 1, ϕ 2 and ϕ st is 5V.

To obtain good output linearity, the current-integration mode is suggested. In this mode, immediately before the each photodiode is addressed each time, the integration capacitance is reset at the reference voltage level, and when the address switch is turned on, the signal charge is accumulated in the integration capacitance. Figure 7 shows an example of the current-integration circuit and the pulse timing. To obtain a stable output, the rise edge

of the reset pulse should be delayed at least 50 ns from the fall edge of ϕ 2.

Hamamatsu provides driver/amplifier circuits; the C4070 for the current-integration mode and the C4069 for the current-voltage conversion mode. In addition, the C4091 pulse generator is available, which supplies these driver/amplifier circuits with a master start pulse and master clock pulse.

Figure 6: Video Bias Voltage Margin






Figure 7: Recommended Readout Circuit and Timing Diagram





MOS LINEAR IMAGE SENSORS \$3901, \$3904 SERIES

Operation for Saturation Control

When the MOS linear image sensor is used at a light level lower than the saturation exposure, the saturation control function is not necessary. The saturation control drain should be set at a voltage equal to the video bias, and the gate should be grounded.

When light higher than the saturation exposure strikes the sensitive area, even partially, the photodiode cannot accumulate a signal charge exceeding the saturation charge amount. The excessive charge begins to overflow into the video line, thus causing deterioration of the signal purity. In order to eliminate this phenomenon, a voltage equal to the video bias (typically 2V) should be given to the saturation control drain. Also, a bias voltage should be applied to the saturation control gate so that the saturation charge amount is set at the desired level. The larger the bias voltage for the saturation control gate, the higher the saturation control function will be. However, a larger bias voltage also causes a decrease in the saturation charge amount. Therefore, it is necessary to select the appropriate bias voltage value carefully.

APPENDIX

1) Operation for all photodiode reset:

In normal operation, the charge accumulated in the photodiode is reset when the signal is read out. For the S3901 and S3904 series, the signal charge can be reset at a line other than the signal readout. This is done by adding an appropriate pulse to the saturation control gate. The amplitude of this pulse should be equal to ϕ 1, ϕ 2 and ϕ st, and the pulsewidth should be longer than 5μ s.

When the saturation control gate is set at the high level, all photodiodes are reset simultaneously at the potential of the saturation control drain. (This is set at the same potential as the video bias, and is typically 2V.) On the contrary, when the saturation control gate is set at the low level, the signal charge accumulates in the photodiode without a reset being carried out.

2) Dummy video:

The S3901 and S3904 series have a dummy video line to eliminate spike noise in the video output waveform. Video signal with lower spike noise can be obtained by the differential amplification between the active video line and dummy video line outputs. But, in normal operation, the dummy video line need not to be used. Leave it unconnected.

HAMAMATSU

TECHNICAL DATA

SERIAL/CURRENT OUTPUT TYPE MOS LINEAR IMAGE SENSORS S3902, S3903 SERIES

High UV Sensitivity, 0.5mm Photodiode Height, Excellent Photometric Capabilities, Low Power Consumption

FEATURES


- Medium wide photosensitive area
 Photodiode pitch: 50μm (S3902), 25μm (S3903)
 Photodiode height: 0.5mm
- · High UV sensitivity with good stability
- Excellent photometric capabilities
 Low dark current and high saturation charge
 Good linearity
 Wide dynamic range
- Low power consumption : less than 1mW
- Start pulse and clock pulses are CMOS logic compatible

APPLICATIONS


- Multichannel spectrophotometry
- Image readout systems

DESCRIPTION

By applying NMOS technology to the manufacture of self-scanning linear photodiode arrays, Hamamatsu can offer higher performance and increased flexibility to photometric instrument manufacturers. The new design achieves high UV sensitivity without deterioration even by extended UV exposure. Application is simplified because of low power consumption and single video output line. All members of the series are pin compatible.



The S3902 and S3903 series MOS linear image sensors feature a good linearity over a wide dynamic range and low power consumption, and a photosensitive area of 0.5mm photodiode height with a photodiode pitch of $50\mu m$ (S3902) or $25\mu m$ (S3903). Each series is available with three different number of photodiodes; 128, 256 and 512 for the S3902 series, 256, 512 and 1024 for the S3903 series.



MOS LINEAR IMAGE SENSORS S3902, S3903 SERIES

MAXIMUM RATINGS

Parameters	Symbols	\$3902, \$3903 Series	Units,
Supply Clock Amplitude	$V_{oldsymbol{\phi}}$	15	V
Operating Temperature ①	Topr	-40 to +65	°C
Storage Temperature	Tstg	-40 to +85	°C

① No dew

ELECTRICAL CHARACTERISTICS (Ta=25°C)

Parameters	Symbols	* * * S	3902 S	eries	S3	903 Ser	ies	Units
	Symbols	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Video Bias Voltage ①	V _b	1.5	V_{ϕ} –3.0	Vφ-2.5	1.5	Vφ-3.0	Vφ-2.5	V
Saturation Control Gate Voltage	V _{scg}	<u> </u>	0	_		0		V
Saturation Control Drain Voltage	V _{scd}	_	٧b	_	_	V _b	_	V
Start Pulse Voltage (ϕ st) ① -Hig	h $V_{\phi_S}(H)$	4.5	Vφ	10	4.5	Vφ	10	V
-Lov	$V \phi_{S}(L)$	0	_	0.4	0		0.4	V
Clock Pulse Voltage (\$\phi_1\$, \$\phi_2\$) -Hig	h Vφ1, Vφ2(H)	4.5	5	10	4.5	5	10	V
Lov	V φ1, Vφ2(L)	0	_	0.4	0		0.4	V
Start Pulse Rise/Fall Times (ϕ st)	$t_{r\phi_S}$, $t_{f\phi_S}$	_	_	500	_	_	500	ns
Start Pulsewidth (ϕ st)	t _{pw} ϕ_{S}	200		_	200			ns
Clock Pulse Rise/Fall Times (ϕ_1 , ϕ_2	$t_{r\phi_1}, t_{r\phi_2},$			500		-	500	
	$t_{f\phi_1}, t_{f\phi_2}$	_		500	_	_	500	ns
Clock Pulsewidth (ϕ 1, ϕ 2)	$t_{pw}\phi_1$, $t_{pw}\phi_2$	200	_		200			ns
Start Pulse (øst) and Clock Pulse (ø	2)	000			200			
Overlap	ťφον	200	_	_	200	_	_	ns
Clock Pulse Space	X1, X2	0	_	_	0		_	ns
Data Rate	f	0.1	_	2000	0.1		2000	kHz
Video Delay Time (50% of saturation)	2	_	70	(-128Q) –		80 (-	-256Q) —	ns
	t _{vd}	_	110	(-256Q) –	_	120 (-512Q) –	ns
		_	140	(-512Q) –	_	160 (·	-1024Q) —	ns
Clock Pulse Line Capacitance	$C_{oldsymbol{\phi}}$	_	20 (-128Q) –		26 (-256Q) –	pF
(ϕ_1, ϕ_2) at 5V bias		_	37 (-256Q) –	_	50 (-	-512Q) –	pF
		_	72 (·	-512Q) –	_	93 (-	·1024Q) —	pF
Video Line Capacitance at 2V bias	C _V	_	9 (-	-128Q) –		9 (-	·256Q) —	pF
		_	14 (-256Q) –	_	14 (512Q) –	pF
		_	27 (-	-512Q) –	_	27 (-	-1024Q) —	pF
Power Consumption	Р	_	_	1			1	mW

① V_{ϕ} is supply clock amplitude.

② Measured with Hamamatsu C4069 driver/amplifier circuit.

ELECTRO-OPTICAL CHARACTERISTICS (Ta=25°C)

		S3	902 Se	ries	* - * S39	03 Ser	ies	lipite
Parameters	Symbols	Min.	Тур.	Max.	Min.	Тур.	Max.	July
Photodiode Pitch		_	50		_	25		μm
Photodiode Height		_	0.5	_		0.5		mm
Photodiode Dark Current ①	ld		0.1	0.15		0.05	0.08	pA
Photodiode Capacitance ①	Cph		4		_	2		pF
Spectral Response (20% of peak)	λ	20	00 to 10	00	20	0 to 10	00	nm
Wavelength of Peak Response	λρ		600			600	_	nm
Saturation Exposure ①	E _{sat}		80			80	_	mlx •s
Saturation Charge ①	Q _{sat}		8			4	_	рC
Sensitivity Uniformity (50% of satura-		_	_	±3	_	_	±3	%
tion, excluding first and last elements)								

① Video bias voltage: 2.0V, Supply clock amplitude: 5.0V

Figure 3: Typical Spectral Response






Figure 4: Output Charge vs. Exposure




MOS LINEAR IMAGE SENSORS S3902, S3903 SERIES

DIMENSIONAL OUTLINES (Unit: mm)


S3902-128Q S3903-256Q



S3902-256Q S3903-512Q



S3902-512Q S3903-1024Q



* Optical distance from the outer surface of the quartz window to the chip surface.


Mechanical Specifications

Parameters	S3902 -128Q	S3902 -256Q	S3902 -512Q	S3903 -256Q	S3903 -512Q	S3903 -1024Q	Units
Number of Photodiodes	128	256	512	256	512	1024	
Ceramic Length	31	.75	40.6	31.	75	40.6	mm
Number of Pins		22	•		22		_
Window Material ①		Quartz		-	Quartz		_
Net Weight	3	.0	3.5	3.	.0	3.5	g

① Fiber optic window is available



PINOUT AND RECOMMENDED OPERATING CONDITIONS



 V_{SS} , V_{SUD} and NC should be grounded.

Terminals	Input or Output	Description
φ1, φ2	Input (CMOS logic compatible)	Pulses for operating the MOS shift register. As the video output signal is obtained being synchronized with the rise of ϕ_2 , the video data rate is equal to the clock pulse frequency.
φ _{st}	Input (CMOS logic compatible)	Pulse for start operating the MOS shift register. The time interval between start pulses is equal to the signal accumulation time.
V _{SS}	Passive node	Connected with the anode of each photodiode. This should be grounded.
V _{scg}	Input	Used for restricting blooming. This shoud be grounded when it is not necessary.
V _{scd}	Input	Used for restricting blooming. This shoud be biased at a voltage equal to the video bias even when it is not necessary.
ACTIVE VIDEO	Output	Video output signal. A positive voltage should be applied to the video line connecting with photodiode cathodes so that each photodiode is reverse-biased. It is recommended that the video bias be 2V when the amplitude of ϕ_1 , ϕ_2 and ϕ_{st} is at 5V.
DUMMY VIDEO	Output	This has the same structure as the active video, but is not connected with photodiodes, so only spike noise is output. It should be biased at a voltage equal to the active video line. Open circuit when it is not necessary.
V _{sub}	Passive node	Connected with the silicon substrate. This should be grounded.
EOS	Output (CMOS logic compatible)	This should be pulled up at 5V using a $10k\Omega$ resistor. Negative polarity. This is obtained synchronously with the $\phi 2$ timing right after the last photodiode is addressed.
NC		No connection. These should be grounded.

DRIVER CIRCUIT

Driver Circuit

No DC supply voltage is required for driving the S3902 and S3903 series MOS linear image sensors. The V_{SS} , V_{Sub} and all NC terminals should be grounded, however. Driving the MOS shift register requires a start pulse (ϕ st) and two-phase clock pulses (ϕ 1, ϕ 2). The polarities of ϕ st, ϕ 1 and ϕ 2 are positive and these pulses are CMOS logic compatible.

 ϕ 1 and ϕ 2 can be either fully separated or in the complementary relation. However, the overlap should not exceed 50% of the rise or fall edge between ϕ 1 and ϕ 2, and the pulsewidth of ϕ 1 and ϕ 2 must be longer than 200 ns. Since the photodiode signal is obtained at the rise of every ϕ 2, the clock pulse frequency determines the video data rate.


The amplitude of ϕ st should be equal to that of ϕ 1 and

 ϕ 2. The shift register starts to read out the signal with the high level of ϕ st, so the time interval of each ϕ st determines the signal accumulation time. The pulsewidth of ϕ st must also be longer than 200ns and must be overlapped with ϕ 2 for at least 200ns. Moreover, in order to start the shift register normally, ϕ 2 must be changed only once from the high level to the low level during the high level of ϕ st. The timing diagram for each pulse is shown in Figure 5.

• End of Scan (EOS)

By wiring the EOS terminal at 5V using a pull-up resistor of $10k\Omega$, the end of scan signal is obtained, being synchronized with the $\phi 2$ timing right after the last photodiode is addressed.

Figure 5: Timing Diagram for Drive Circuit



Signal Readout Circuit

Signal readout methods consist of the current-detection mode (current-voltage conversion mode) using a resistive load and the current-integration mode using a charge amplifier. In either method, a positive bias must be applied to the video line because the photodiode anode of MOS linear image sensors is at 0V (Vss.). Figure 6 shows the video bias voltage margin. Higher supply clock

amplitude allows larger video bias and saturation charge. Conversely, if the video bias is set at a low level with higher supply clock amplitude, the fall time of video output waveform can be shortend. It is recommended that the video bias be set at 2V when the amplitude of ϕ 1, ϕ 2 and ϕ st is 5V.

To obtain good output linearity, the current-integration mode is suggested. In this mode, immediately before the each photodiode is addressed each time, the integration capacitance is reset at the reference voltage level, and when the address switch is turned on, the signal charge is accumulated in the integration capacitance. Figure 7 shows an example of the current-integration circuit and the pulse timing. To obtain a stable output, the rise edge

of the reset pulse should be delayed at least 50 ns from the fall edge of ϕ 2.

Hamamatsu provides driver/amplifier circuits; the C4070 for the current-integration mode and the C4069 for the current-voltage conversion mode. In addition, the C4091 pulse generator is available, which supplies these driver/amplifier circuits with a master start pulse and master clock pulse.

Figure 6: Video Bias Voltage Margin






Figure 7: Recommended Readout Circuit and Timing Diagram





MOS LINEAR IMAGE SENSORS \$3902, \$3903 SERIES

Operation for Saturation Control

When the MOS linear image sensor is used at a light level lower than the saturation exposure, the saturation control function is not necessary. The saturation control drain should be set at a voltage equal to the video bias, and the gate should be grounded.

When light higher than the saturation exposure strikes the sensitive area, even partially, the photodiode cannot accumulate a signal charge exceeding the saturation charge amount. The excessive charge begins to overflow into the video line, thus causing deterioration of the signal purity. In order to eliminate this phenomenon, a voltage equal to the video bias (typically 2V) should be given to the saturation control drain. Also, a bias voltage should be applied to the saturation control gate so that the saturation charge amount is set at the desired level. The larger the bias voltage for the saturation control gate, the higher the saturation control function will be. However, a larger bias voltage also causes a decrease in the saturation charge amount. Therefore, it is necessary to select the appropriate bias voltage value carefully.

APPENDIX

1) Operation for all photodiode reset:

In normal operation, the charge accumulated in the photodiode is reset when the signal is read out. For the S3902 and S3903 series, the signal charge can be reset at a line other than the signal readout. This is done by adding an appropriate pulse to the saturation control gate. The amplitude of this pulse should be equal to ϕ_1 , ϕ_2 and ϕ_{ST} , and the pulsewidth should be longer than $5\mu_S$.

When the saturation control gate is set at the high level, all photodiodes are reset simultaneously at the potential of the saturation control drain. (This is set at the same potential as the video bias, and is typically 2V.) On the contrary, when the saturation control gate is set at the low level, the signal charge accumulates in the photodiode without a reset being carried out.

2) Dummy video:

The S3902 and S3903 series have a dummy video line to eliminate spike noise in the video output waveform. Video signal with lower spike noise can be obtained by the differential amplification between the active video line and dummy video line outputs. But, in normal operation, the dummy video line need not to be used. Leave it unconnected.

HAMAMATSU

TECHNICAL DATA

SERIAL/VOLTAGE OUTPUT TYPE MOS LINEAR IMAGE SENSORS S3921, S3924 SERIES

Wide Sensitive Area (2.5mm Photodiode Height), High UV Sensitivity, Integrated Signal Processing Circuit Provides Boxcar Output Waveform

FEATURES

- Integrated signal processing circuit provides boxcar output waveform for simple readout
- Wide photosensitive area
 Photodiode pitch : 50μm (S3921), 25μm (S3924)
 Photodiode height : 2.5mm
- High UV sensitivity with good stability
- Excellent photometric capabilities
 Low dark current and high saturation charge
 Wide dynamic range
- Operatable with low voltage, single power supply
- Low power consumption
- Start pulse, clock pulses and video-line reset pulse are CMOS logic compatible




- Multichannel spectrophotometry
- Image readout systems


DESCRIPTION

By applying NMOS technology to the manufacture of self-scanning linear photodiode arrays, Hamamatsu can offer higher performance and increased flexibility to photometric instrument manufacturers. The new design achieves high UV sensitivity without deterioration even by extended UV exposure. Application is simplified because of single supply operation, low power consumption, and single video output line. All members of the series are pin compatible.

The S3921 and S3924 MOS linear image sensors feature



a signal processing circuit which integrates a signal charge in the video line and performs impedance conversion to provide output signal with boxcar waveform. This allows signal readout with a simple external circuit. The S3921 and S3924 also have a wide photosensitive area of 2.5mm photodiode height and $50\mu m$ (S3921) or $25\mu m$ (S3924) photodiode pitch.



MOS LINEAR IMAGE SENSORS S3921, S3924 SERIES

MAXIMUM RATINGS

Parameters	Symbols	S3921, S3924	Units
Supply Voltage	Vdd	15	V
Supply Clock Amplitude	Vφ	15	V
Operating Temperature ①	Topr	-40 to +65	°C
Storage Temperature	Tstg	-40 to +85	°C

¹ No dew

ELECTRICAL CHARACTERISTICS (Ta=25°C)

Parameters	Symbols	S3921 Series			S3	924 Seri	es	Units
raiameters	Symbols	Min.	Тур.	Max.	Win.	Тур.	Max.	Units
Supply Voltage for Source Follower Circuit ①	V _{dd}	4.5	Vφ	10	4.5	Vφ	10	V
Reset Voltage (Reset V) ②	Vr	2.0	Vφ-2.5	5 V φ-2.0	2.0	Vφ-2.5	i Vφ-2.0	V
Saturation Control Gate Voltage	Vscg	_	0		_	0		V
Saturation Control Drain Voltage @	V _{scd}	_	٧r	_	_	Vŗ	_	V
Start Pulse Voltage (ϕ st) ① -High	Vφs(H)	4.5	Vφ	10	4.5	Vφ	10	V
-Low	Vφs(L)	0	_	0.4	0	_	0.4	V
Clock Pulse Voltage (φ1, φ2) -High	Vφ1, Vφ2(H)	4.5	5	10	4.5	5	10	V
-Low	Vφ1, Vφ2(L)	0	_	0.4	0	_	0.4	V
Reset Pulse Voltage (Reset φ) ① -High	V _r φ(H)	4.5	Vφ	10	4.5	Vφ	10	V
-Low	V _r φ (L)	0	_	0.4	0	_	0.4	V
Start Pulse Rise/Fall Times (\$\phi\$st)	$t_r\phi_S, t_f\phi_S$	_		500	_		500	ns
Start Pulsewidth (ϕ st)	t pw øs	200		_	200	_		ns
Clock Pulse Rise/Fall Times (\$\phi_1\$, \$\phi_2\$)	t _r φ1,t _r φ2, t _f φ1,t _f φ2	*****	_	500	_	_	500	ns
Clock Pulsewidth (\$\phi_1\$, \$\phi_2\$)	t pwφ1, t _{pw} φ2	200	_	_	200	_	_	ns
Reset Pulse Rise/Fall Times	trrø,tfrø	_		500	<u> </u>	_	500	ns
Start Pulse (ϕ st) and Clock Pulse (ϕ 2) Qverlap	[†] ϕ ov	200	_	_	200		_	ns
Clock Pulse (ϕ 2) and Reset Pulse (Reset ϕ) Qverlap	t ø ovr	660	_		660	_	_	ns
Clock Pulse (ϕ 2) to Reset Pulse (Reset ϕ) Delay Time	t d φr-2	50	_	_	50	_	_	ns
Clock Pulse Space (ϕ 1, ϕ 2)	X1, X2	0			0		-	ns
Clock Pulse Space (φ2, Reset φ)	tsør-2	0	_	_	0	_	_	ns
Data Rate	f	0.1	-	500	0.1	-	500	kHz
Video Delay Time (50% of saturation)		_	100	(-128Q) —	_	100 (-256Q) –	ns
	tvd	_	150 (-256Q) –	_	150 (-512Q) –	ns
		_	200 (-512Q) —		200 (-1024Q) —	ns
Clock Pulse Line Capacitance	Сф	_	20 (-128Q) –	_	26 (-256Q) –	pF
(φ1, φ2) at 5V bias		_	37 (-256Q) –	_	50 (-512Q) —	рF
		_	72 (-512Q) —	_	93 (-1024Q) —	pF
Reset Pulse Line Capacitance (Reset ϕ) at 5V bias	Cr	_	6	_	_	6	_	pF
Qutput Impedance at V _{dd} =5V, V _r =2.5V	Zo	_	200	_	_	200	_	Ω
Power Consumption at V _{dd} =5V, V _r =2.5V	Р	_	_	10	_		10	mW

 $[\]textcircled{1} V_{\phi}$ is supply clock amplitude

² Reset V and saturation control drain use pin 7 in common.

ELECTRO-OPTICAL CHARACTERISTICS (Ta=25°C)

	0 1 1	S3921 Series	S3924 Series	Units
Parameters	Symbols	Min. Typ. Max.	Min. Typ. Max.	Units
Photodiode Pitch	<u> </u>	50	— 25 —	μm
Photodiode Height		<u> </u>	— 2.5 —	mm
Photodiode Dark Current ®	ld	— 0.4 0.6	— 0.2 0.3	pА
Photodiode Capacitance ①	Cph	<u> </u>	_ 9 _	pF
Spectral Response (20% of peak)	λ	200 to 1000	200 to 1000	nm
Wavelength of Peak Response	λр	— 600 —	— 600 <u> </u>	nm
Saturation Exposure ①	Esat	— 55 (-128Q) –	— 70 (-256Q) —	
		— 60 (-256Q) –	— 80 (-512Q) —	mlx •s
		— 80 (-512Q) —	— 80 (-1024Q) —	
Saturation Charge ①	Qsat	<u> </u>	— 22.5 —	рC
Saturation Qutput Voltage ①	V _{sat}	— 1000 (-128Q) —	— 1000 (-256Q) —	mV
		— 1000 (-256Q) –	— 810 (-512Q) –	mV
		1000 (-512Q) -	— 610 (-1024Q) —	mV
Sensitivity Uniformity (50% of saturation, excluding first and last elements)		— ±3	— <u>±3</u>	%

① Reset voltage: 2.5V, Vdd: 5V, Supply clock amplitude: 5V

Figure 3: Typical Spectral Response







Figure 4: Output Voltage vs. Exposure






DIMENSIONAL OUTLINES (Unit: mm)


S3921-128Q S3924-256Q



S3921-256Q S3924-512Q



\$3921-512Q \$3924-1024Q



* Optical distance from the outer surface of the quartz window to the chip surface.


Mechanical Specifications

Parameters	S3921 128Q	S3921 256Q	S3921 512Q	S3924 -256Q	S3924 -512Q	S3924 -1024Q	Units
Number of Photodiodes	128	256	512	256	512	1024	_
Ceramic Length	31	.75	40.6	31	.75	40.6	mm
Number of Pins		22			22		_
Window Material ①			Quartz				
Net Weight	3	.0	3.5	3	.0	3.5	g

① Fiber optic window is available.



PINOUT AND RECOMMENDED OPERATING CONDITIONS



 V_{SS} , V_{Sub} and NC should be grounded.

Terminals	Input or Output	Description
φ1, φ2	Input (CMOS logic compatible)	Pulses for operating the MOS shift register. As the video output signal is obtained being synchronized with the rise of ϕ 2, the video data rate is equal to the clock pulse frequency.
$\phi_{ extsf{S} extsf{T}}$	Input (CMOS logic compatible)	Pulse for start operating the MOS shift register. The time interval between start pulses is equal to the signal accumulation time.
V _{SS}	Passive node	Connected with the anode of each photodiode. This should be grounded.
V _{scg}	Input	Used for restricting blooming. This shoud be grounded when it is not necessary.
Reset ϕ	Input (CMOS logic compatible input)	With the high level, the video line is reset at Reset V voltage.
Reset V	Input	A positive voltage should be applied to the video line connecting with photodiode cathodes so that each photodiode is reverse-biased. It is recommended that Reset V be 2.5V when the amplitude of ϕ 1, ϕ 2, ϕ st and Reset ϕ is 5V. Reset V and Vscd use pin 7 in common.
V _{scd}	Input	Used for restricting blooming. This should be biased at a voltage equal to Reset V even when it is not necessary.
ACTIVE VIDEO	Output	Low-impedance video output signal after internal current-voltage conversion. Negative polarity output including a DC offset.
DUMMY VIDEO	Output	This has the same structure as the active video, but is not connected with photodiodes, so only DC offset is output. Open circuit when it is not necessary.
V _{sub}	Passive node	Connected with the silicon substrate. This should be grounded.
V dd	Input	Supply voltage to the internal impedance conversion circuit. It should be biased at a voltage equal to the amplitude of each clock (typically 5V).
EOS	Output (CMOS logic compatible)	This should be pulled up at 5V using a $10k\Omega$ resistor. Negative polarity. This is obtained synchronously with the $\phi2$ timing right after the last photodiode is addressed.
NC		No connection. These should be grounded.

DRIVER CIRCUIT

Driver Circuit

Driving the MOS shift register requires a start pulse (ϕ st) and two-phase clock pulses (ϕ 1, ϕ 2). The polarities of ϕ st, ϕ 1 and ϕ 2 are positive and these pulses are CMOS logic compatible.

 ϕ 1 and ϕ 2 can be either fully separated or in the complementary relation. However, the overlap should not exceed 50% of the rise or fall edge between ϕ 1 and ϕ 2. The pulsewidth of ϕ 1 and ϕ 2 must be longer than 200 ns. Since the photodiode signal is obtained at the rise of every ϕ 2, the clock pulse frequency determines the video data rate.


The amplitude of ϕ st should be equal to that of ϕ 1 and ϕ 2. The shift register starts to read out the signal with the

high level of ϕ st, so the time interval of each ϕ st determines the signal accumulation time. The pulsewidth of ϕ st must also be longer than 200ns and must be overlapped with ϕ 2 for at least 200ns. Moreover, in order to start the shift register normally, ϕ 2 must be changed only once from the high level to the low level during the high level of ϕ st. The timing diagram for each pulse is shown in Figure. 5.

• End of Scan (EOS)

By wiring the \overline{EOS} terminal at 5V using a pull-up resistor of $10k\Omega$, the end of scan signal is obtained, being synchronized with the $\phi 2$ timing right after the last photodiode is addressed.





Signal Readout Circuit

The S3921 and S3924 series MOS linear image sensors include a signal processing circuit which integrates a signal charge in the video line and performs impedance conversion to provide output signal with boxcar waveform. This allows signal readout with a simple external circuit. However, a positive bias must be applied to the video line because the photodiode anode of MOS linear image sensors is at 0V (VSS). This is done by adding an appropriate pulse to the reset ϕ terminal. The amplitude of the reset pulse (reset ϕ) should be equal to ϕ 1, ϕ 2 and ϕ st.

When the reset pulse is at the high level, the video line is set at the reset voltage. Figure 6 shows the reset voltage margin. Higher supply clock amplitude allows higher reset voltage and saturation charge. Conversely, if the reset voltage is set at a low level with higher supply clock amplitude, the fall time of video output waveform can be shortened. It is recommended that the reset voltage be set at 2.5V when the amplitude of ϕ 1, ϕ 2, ϕ st and reset ϕ is 5V.

The fall of reset ϕ must be prior to the rise of ϕ 2 because the photodiode signal is obtained at the rise of

HAMAMATSU

 ϕ 2. To obtain a stable output, an overlap between the reset pulse (reset ϕ) and ϕ 2 must be settled, and furthermore, the fall edge of reset ϕ should be delayed from the fall edge of ϕ 2.

The S3921 and S3924 series provide output signal with negative boxcar waveform which includes a DC offset of approximately 1V when the reset voltage is 2.5V. Accordingly, when it is desired that the DC offset is null and the waveform is altered to the positive polarity, the signal readout circuit and pulse timing shown in Figure 7

are recommended. In this circuit, R_S must be larger than $10k\Omega.$ Also, the gain is determined by the ratio of R_f to R_S , so, choose the value of R_f that suits your application.

Hamamatsu provides driver/amplifier circuits; the C4074 specifically designed for the S3921 and S3924 series. In addition, the C4091 pulse generator is available, which supplies the C4074 with a master start pulse and master clock pulse.

Figure 6: Reset Voltage Margin





Figure 7: Recommended Readout Circuit and Pulse Timing



MOS LINEAR IMAGE SENSORS S3921, S3924 SERIES

Operation for Saturation Control

When the MOS linear image sensor is used at a light level lower than the saturation exposure, the saturation control function is not necessary. The saturation control drain should be set at a voltage equal to the reset V and the gate should be grounded (0V).

When light higher than the saturation exposure strikes the sensitive area, even partially, the photodiode cannot accumulate a signal charge exceeding the saturation charge amount. The excessive charge begins to overflow into the video line, thus causing deterioration of the signal purity. In order to eliminate this phenomenon, a voltage equal to the reset V (typically 2.5V) should be given to the saturation control drain. Also, a bias voltage should be applied to the saturation control gate so that the saturation charge amount is set at the desired level. The larger the bias voltage for the saturation control gate, the higher the saturation control function will be. However, a larger bias voltage also causes a decrease in the saturation charge amount. Therefore, it is necessary to select the appropriate bias voltage value carefully.

APPENDIX

1) Operation for all photodiode reset:

In normal operation, the charge accumulated in the photodiode is reset when the signal is read out. For the S3921 and S3924 series, the signal charge can be reset at a line other than the signal readout. This is done by adding an appropriate pulse to the saturation control gate. The amplitude of this pulse should be equal to ϕ 1, ϕ 2, ϕ 5t and reset ϕ , and the pulsewidth should be longer than 5μ s.

When the saturation control gate is set at the high level, all photodiodes are reset simultaneously at the potential of the saturation control drain. (This is set at the same potential as the reset V and is typically 2.5V.) On the contrary, when the saturation control gate is set at the low level, the signal charge accumulates in the photodiode without a reset being carried out.

2) Dummy video:

The S3921 and S3924 series have a dummy video line for altering the output polarity to positive and for eliminating the DC offset in the video output waveform. Video signal with no DC offset and with positive polarity can be obtained by the differential amplification between the active video line and dummy video line outputs. But, in normal operation, the dummy video line need not to be used. Leave it unconnected.

HAMAMATSU

TECHNICAL DATA

SERIAL/VOLTAGE OUTPUT TYPE MOS LINEAR IMAGE SENSORS S3922, S3923 SERIES

High UV Sensitivity, 0.5mm Photodiode Height, Integrated Signal Processing Circuit Provides Boxcar Output Waveform

FEATURES

- Integrated signal processing circuit provides boxcar output waveform for simple readout
- Medium wide photosensitive area
 Photodiode pitch : 50μm (S3922), 25μm (S3923)
 Photodiode height : 0.5mm
- High UV sensitivity with good stability
- Excellent photometric capabilities
 Low dark current and high saturation charge
 Wide dynamic range
- Operatable with low voltage, single power supply
- Low power consumption
- Start pulse, clock pulses and video-line reset pulse are CMOS logic compatible


APPLICATIONS

- Multichannel spectrophotometry
- Image readout systems


DESCRIPTION

By applying NMOS technology to the manufacture of self-scanning linear photodiode arrays, Hamamatsu can offer higher performance and increased flexibility to photometric instrument manufacturers. The new design achieves high UV sensitivity without deterioration even by extended UV exposure. Application is simplified because of single supply operation, low power consumption, and single video output line. All members of the series are pin compatible.

The S3922 and S3923 MOS linear image sensors feature



a signal processing circuit which integrates a signal charge in the video line and performs impedance conversion to provide output signal with boxcar waveform. This allows signal readout with a simple external circuit. The S3922 and S3923 also have a wide photosensitive area of 0.5mm photodiode height and 50 μ m (S3922) or 25 μ m (S3923) photodiode pitch.



MOS LINEAR IMAGE SENSORS S3922, S3923 SERIES

MAXIMUM RATINGS

Parameters	Symbols	\$3922, \$3923	Units
Supply Voltage	Vdd	15	V
Supply Clock Amplitude	Vφ	15	V
Operating Temperature ①	Topr	-40 to +65	°C
Storage Temperature	Tstg	-40 to +85	°C

① No dew

ELECTRICAL CHARACTERISTICS (Ta=25°C)

Parameters	Symbols	5	S3922 Se	eries	S3	923 Ser	es	41.2
	Symbols	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Supply Voltage for Source Follower	VIII	4.5	VIA	10	4.5	111	40	
Circuit ①	V _{dd}	4.5	Vφ	10	4.5	Vφ	10	V
Reset Voltage (Reset V) ②	Vr	2.0	Vφ-2.5	5 Vφ-2.0	2.0	Vφ-2.5	5 Vφ-2.0	V
Saturation Control Gate Voltage	Vscg	_	0	_	_	0	_	V
Saturation Control Drain Voltage ②	Vscd	_	Vr	_	_	V _r	_	V
Start Pulse Voltage (øst) ⊕ -High	V φs(H)	4.5	Vφ	10	4.5	Vφ	10	V
Low	Vφ _S (L)	0	_	0.4	0	_	0.4	V
Clock Pulse Voltage (ϕ 1, ϕ 2) -High	Vφ1, Vφ2(H)	4.5	5	10	4.5	5	10	V
Low	Vφ1, Vφ2(L)	0	_	0.4	0		0.4	V
Reset Pulse Voltage (Reset φ) ① -High	V _{rφ} (H)	4.5	Vφ	10	4.5	Vφ	10	V
Low	Vr φ (L)	0	_	0.4	0	_	0.4	V
Start Pulse Rise/Fall Times (ϕ st)	$t_r\phi_S, t_f\phi_S$	_	_	500	_	_	500	ns
Start Pulsewidth (ϕ st)	tpw øs	200	_		200		_	ns
Clock Pulse Rise/Fall Times (ϕ 1, ϕ 2)	trφ1,trφ2,			500			500	-
	t fφ1,t fφ2	_	_	500	_	_	500	ns
Clock Pulsewidth (φ1, φ2)	tpwø1,tpwø2	200	_		200		_	ns
Reset Pulse Rise/Fall Times	$t_{rr}\phi$, $t_{fr}\phi$	_		500	_	_	500	ns
Start Pulse (\$\phi\$st) and Clock Pulse (\$\phi\$2)		200			200			
Qverlap	tφον	200		_	200	_	_	ns
Clock Pulse (ϕ 2) and Reset Pulse (Reset ϕ)	660			000			
Qverlap	ťφovr	000			660	_	_	ns
Clock Pulse (\$\phi^2\$) to Reset Pulse (Reset \$\phi\$)) +ddu0	50			50			-
Delay Time	′ td φ r-2	50	_		50		_	ns
Clock Pulse Space (φ1, φ2)	X1, X2	0			0		_	ns
Clock Pulse Space (φ2, Reset φ)	tsør-2	0		_	0		_	ns
Data Rate	f	0.1	_	500	0.1		500	kHz
Video Delay Time (50% of saturation)			100 (-128Q) –		100 (-	-256Q) –	ns
	t _{vd}	_	150 (-256Q)		150 (-	·512Q) –	ns
		_	200 (-512Q) —	_	200 (-	·1024Q) —	ns
Clock Pulse Line Capacitance	Сф	_	20 (-128Q) –	_	26 (-	256Q) –	pF
(ϕ_1, ϕ_2) at 5V bias		_	37 (-256Q) –	_	50 (-	512Q) –	рF
		_	72 (-512Q) –			-1024Q) —	pF
Reset Pulse Line Capacitance (Reset ϕ)	0				-			
at 5V bias	Cr	_	6	_	_	6	_	pF
Qutput Impedance at V _{dd} =5V, V _r =2.5V	Zo		200	_		200		Ω
Power Consumption at V _{dd} =5V, V _r =2.5	Р			10			10	mW

 $^{\ \, \}oplus \, V_{\pmb{\phi}}$ is supply clock amplitude $\ \, \ \,$ Reset V and saturation control drain use pin 7 in common.

ELECTRO-OPTICAL CHARACTERISTICS (Ta=25°C)

		S3	922 Se	ries	S3	923 Ser	ies	Units
Parameters	Symbols	Min.	Тур.	Max.	Min.	Тур.	Max.	o de responsante
Photodiode Pitch	in the second second	_	50	_	_	25		μm
Photodiode Height		_	0.5		_	0.5		mm
Photodiode Dark Current ①	Id	-	0.1	0.15		0.05	0.08	pA
Photodiode Capacitance ①	Cph	_	3.6	_	_	1.8	_	pF
Spectral Response (20% of peak)	λ	20	00 to 10	00	2	00 to 10	00	nm
Wavelength of Peak Response	λр	_	600	_		600		nm
Saturation Exposure ①	Esat	-	80			80	_	mlx•s
Saturation Charge ①	Qsat	_	9		_	4.5	—	pC_
Saturation Output Voltage ①	V _{sat}	_	830	(-128Q) –		630	(-256Q) -	mV
	364	_	600	(-256Q) -	-	400	(-512Q) -	mV
		_		(-512Q) —	_	200	(-1024Q) -	mV
Sensitivity Uniformity (50% of saturation, excluding first and last elements)		_	_	±3	_	_	±3	%

① Reset voltage: 2.5V, Vdd: 5V, Supply clock amplitude: 5V

Figure 3: Typical Spectral Response






Figure 4: Output Voltage vs. Exposure







DIMENSIONAL OUTLINES (Unit: mm)

S3922-128Q S3923-256Q


S3922-256Q S3923-512Q





S3922-512Q S3923-1024Q

* Optical distance from the outer surface of the quartz window to the chip surface.




Mechanical Specifications

Parameters	S3922 -128Q	S3922 -256Q	S3922 -512Q	S3923 256Q	S3923 -512Q	S3923 -1024Q	Units
Number of Photodiodes	128	256	512	256	512	1024	
Ceramic Length	31	.75	40.6	31.	75	40.6	mm
Number of Pins	22				10.0		
Window Material ①	Quartz			22 Quartz			
Net Weight	3	.0	3.5	3.		3.5	a

¹⁾ Fiber optic window is available.



PINOUT AND RECOMMENDED OPERATING CONDITIONS



 $V_{\text{SS}}\,,\,V_{\text{Sub}}$ and NC should be grounded.

Terminals	Input or Output	Description
φ1, φ2	Input (CMOS logic compatible)	Pulses for operating the MOS shift register. As the video output signal is obtained being synchronized with the rise of ϕ 2, the video data rate is equal to the clock pulse frequency.
φ _{st}	Input (CMOS logic compatible)	Pulse for start operating the MOS shift register. The time interval between start pulses is equal to the signal accumulation time.
V _{SS}	Passive node	Connected with the anode of each photodiode. This should be grounded.
V _{scg}	Input	Used for restricting blooming. This should be grounded when it is not necessary.
Reset ϕ	Input (CMOS logic compatible input)	With the high level, the video line is reset at Reset V voltage.
Reset V Input		A positive voltage should be applied to the video line connecting with photodiode cathodes so that each photodiode is reverse-biased. It is recommended that Reset V be 2.5V when the amplitude of ϕ_1 , ϕ_2 , ϕ_3 and Reset ϕ_3 is 5V. Reset V and Vscd use pin 7 in common.
V _{scd}	Input	Used for restricting blooming. This should be biased at a voltage equal to Reset V ever when it is not necessary.
ACTIVE VIDEO	Output	Low-impedance video output signal after internal current voltage conversion. Negative polarity output including a DC offset.
DUMMY VIDEO	Output	This has the same structure as the active video, but is no connected with photodiodes, so only DC offset is output Open circuit when it is not necessary.
V _{sub}	Passive node	Connected with the silicon substrate. This should be grounded.
V _{dd}	Input	Supply voltage to the internal impedance conversion circuit. It should be biased at a voltage equal to the amplitude of each clock (typically 5V).
EOS	Output (CMOS logic compatible)	This should be pulled up at 5V using a $10k\Omega$ resistor. Negative polarity. This is obtained synchronously with the $\phi2$ timing right after the last photodiode is addressed
NC		No connection. These should be grounded.

DRIVER CIRCUIT

Driver Circuit

Driving the MOS shift register requires a start pulse (ϕ st) and two-phase clock pulses (ϕ 1, ϕ 2). The polarities of ϕ st, ϕ 1 and ϕ 2 are positive and these pulses are CMOS logic compatible.

 ϕ 1 and ϕ 2 can be either fully separated or in the complementary relation. However, the overlap should not exceed 50% of the rise or fall edge between ϕ 1 and ϕ 2. The pulsewidth of ϕ 1 and ϕ 2 must be longer than 200 ns. Since the photodiode signal is obtained at the rise of every ϕ 2, the clock pulse frequency determines the video data rate.


The amplitude of ϕ st should be equal to that of ϕ 1 and ϕ 2. The shift register starts to read out the signal with the

high level of ϕ st, so the time interval of each ϕ st determines the signal accumulation time. The pulsewidth of ϕ st must also be longer than 200ns and must be overlapped with ϕ 2 for at least 200ns. Moreover, in order to start the shift register normally, ϕ 2 must be changed only once from the high level to the low level during the high level of ϕ st. The timing diagram for each pulse is shown in Figure. 5.

• End of Scan (EOS)

By wiring the \overline{EOS} terminal at 5V using a pull-up resistor of $10k\Omega$, the end of scan signal is obtained, being synchronized with the $\phi 2$ timing right after the last photodiode is addressed.

Figure 5: Timing Diagram for Drive Circuit



Signal Readout Circuit

The S3922 and S3923 series MOS linear image sensors include a signal processing circuit which integrates a signal charge in the video line and performs impedance conversion to provide output signal with boxcar waveform. This allows signal readout with a simple external circuit. However, a positive bias must be applied to the video line because the photodiode anode of MOS linear image sensors is at 0V (Vss). This is done by adding an appropriate pulse to the reset ϕ terminal. The amplitude of the reset pulse (reset ϕ) should be equal to ϕ 1, ϕ 2 and ϕ st.

When the reset pulse is at the high level, the video line is set at the reset voltage. Figure 6 shows the reset voltage margin. Higher supply clock amplitude allows higher reset voltage and saturation charge. Conversely, if the reset voltage is set at a low level with higher supply clock amplitude, the fall time of video output waveform can be shortened. It is recommended that the reset voltage be set at 2.5V when the amplitude of ϕ_1 , ϕ_2 , ϕ_{st} and reset ϕ is 5V.

The fall of reset ϕ must be prior to the rise of ϕ 2 because the photodiode signal is obtained at the rise of

 ϕ 2. To obtain a stable output, an overlap between the reset pulse (reset ϕ) and ϕ 2 must be settled, and furthermore, the fall edge of reset ϕ should be delayed from the fall edge of ϕ 2.

The S3922 and S3923 series provide output signal with negative boxcar waveform which includes a DC offset of approximately 1V when the reset voltage is 2.5V. Accordingly, when it is desired that the DC offset is null and the waveform is altered to the positive polarity, the signal readout circuit and pulse timing shown in Figure 7

in Figure 7 are recommended. In this circuit, R_S must be larger than $10k\Omega.$ Also, the gain is determined by the ratio of R_f to R_S , so, choose the value of R_f that suits your application.

Hamamatsu provides driver/amplifier circuits; the C4074 specifically designed for the S3922 and S3923 series. In addition, the C4091 pulse generator is available, which supplies the C4074 with a master start pulse and master clock pulse.

Figure 6: Reset Voltage Margin





Figure 7: Recommended Readout Circuit and Pulse Timing



MOS LINEAR IMAGE SENSORS S3922, S3923 SERIES

Operation for Saturation Control

When the MOS linear image sensor is used at a light level lower than the saturation exposure, the saturation control function is not necessary. The saturation control drain should be set at a voltage equal to reset V and the gate should be grounded (0V).

When light higher than the saturation exposure strikes the sensitive area, even partially, the photodiode cannot accumulate a signal charge exceeding the saturation charge amount. The excessive charge begins to overflow into the video line, thus causing deterioration of the signal purity. In order to eliminate this phenomenon, a voltage equal to the reset V (typically 2.5V) should be given to the saturation control drain. Also, a bias voltage should be applied to the saturation control gate so that the saturation charge amount is set at the desired level. The larger the bias voltage for the saturation control gate, the higher the saturation control function will be. However, a larger bias voltage also causes a decrease in the saturation charge amount. Therefore, it is necessary to select the appropriate bias voltage value carefully.

APPENDIX

1) Operation for all reset:

In normal operation, the charge accumulated in the photodiode is reset when the signal is read out. For the S3922 and S3923 series, the signal charge can be reset at a line other than the signal readout. This is done by adding an appropriate pulse to the saturation control gate. The amplitude of this pulse should be equal to ϕ 1, ϕ 2, ϕ st and reset ϕ , and the pulsewidth should be longer than 5μ s.

When the saturation control gate is set at the high level, all photodiodes are reset at once at the potential of the saturation control drain. (This is set at the same potential as the reset V, and is typically 2.5V.) On the contrary, when the saturation control gate is set at the low level, the signal charge accumulates in the photodiode without a reset being carried out.

Dummy video:

The S3922 and S3923 series have a dummy video line for altering the output polarity to positive and for eliminating the DC offset in the video output waveform. Video signal with no DC offset and with positive polarity can be obtained by differential amplification between the active video line and dummy video line output. But, in normal operation, the dummy video line need not to be used. Leave it unconnected.

HAMAMATSU

TECHNICAL DATA

RANDOM ADDRESS TYPE MOS LINEAR IMAGE SENSORS S3900, S3906 SERIES

Wide Sensitive Area (2.5mm or 0.5 mm Photodiode Height), High UV Sensitivity, Random Address Readout Offers Highly Flexible Measurements

FEATURES


- Random address readout
- Employs the same package as serial readout types
- Wide photosensitive area Photodiode pitch: 25µm
 - Photodiode height: 2.5mm (\$3900), 0.5mm (\$3906)
- High UV sensitivity with good stability
- Excellent photometric capabilities
 - Low dark current and high saturation charge Good linearity
 - Wide dynamic range
- Operatable with low voltage, single power supply
- Low power consumption
- Clock pulses and input address pulses are CMOS logic compatible




- Multichannel spectrophotometry
- Image readout systems

DESCRIPTION

By applying NMOS technology to the manufacture of linear photodiode arrays, Hamamatsu can offer higher performance and increased flexibility to photometric instrument manufacturers. The new design achieves high UV sensitivity without deterioration even by extended UV exposure. In addition, the random address types allow the user to read out any of desired elements.



The S3900 and S3906 series random address MOS linear image sensors include a decoder circuit which turns on a desired address switch by adding three-phase clock pulses and input address pulses. The S3900 series has a wide photosensitive area of 2.5mm photodiode height, while the S3906 series is 0.5mm. Both series offers $25\mu m$ photodiode pictch.



MOS LINEAR IMAGE SENSORS S3900, S3906 SERIES

MAXIMUM RATINGS

Parameters	Symbols	S3900, S3906	Units
Supply Voltage	Vdd	15	V
Supply Clock Amplitude	Vφ	15	V
Operating Temperature ①	Topr	40 to +65	°C
Storage Temperature	Tstg	-40 to +85	°C

① No dew

ELECTRICAL CHARACTERISTICS (Ta=25°C)

		S	3900 S	eries	S3	906 Seri	es	
Parameters	Symbols	Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Supply Voltage to address decoder ①	V _{dd}	4.5	Vφ	10	4.5	Vφ	10	V
Video Bias Voltage ①	V _b	1.5	V φ −3.	0 Vφ–2.5	1.5	V φ –3.0	V φ –2.5	V
Saturation Control Gate Voltage	V _{scg}	_	0	_	-	0	_	V
Saturation Control Drain Voltage	V _{scd}	_	٧b	-		٧ _b	-	V
Clock Pulse Voltage (φ1, φ2, φ3) -High	Vφ1, Vφ2, Vφ3 (H)	4.5	5	10	4.5	5	10	٧
(ϕ_1, ϕ_2, ϕ_3) -Low	Vφ1, Vφ2, Vφ3 (L)	0	_	0.4	0	_	0.4	V
Input Address Pulse Voltage ① -High	Vφa(H)	4.5	Vφ	10	4.5	Vφ	10	V
(A 0- A 9) -Low	Vφa(L)	0		0.4	0	_	0.4	V
Clock Pulse Rise/Fall Times (ϕ 1, ϕ 2, ϕ 3)	[†] rφ1, [†] rφ2, [†] rφ3 [†] fφ1, [†] fφ2, [†] fφ3	_	_	500	_	_	500	ns
Input Address Pulse Ríse/Fall Times (φa)	$t_f \phi_a, t_f \phi_a$	_		500	_	-	500	ns
Clock Pulsewidth (\$\phi\$1)	¹pw ∮ 1	100		_	100			ns
(φ 2)	t _{pw} φ2	200		_	200	_	_	ns
(φ 3)	t _{pw} φ3	300	_	_	300	_		ns
Clock Pulse Rise Time Difference (\$\phi_a\$, \$\phi_3\$)	^t rd∳a-3	100	_	_	100	_	_	ns
Clock Pulse Rise Time Difference (\$\phi_3\$, \$\phi_2\$)	t _{rd} φ3-2	100		_	100		_	ns
Clock Pulse Fall Time Difference (ϕ 3, ϕ a)	tfd φ 3-a	0	_	_	0	_		ns
Clock Pulse Space (ϕ 3, ϕ 1)	t s φ 3-1	0		_	0	_	_ [ns
(φ 1, φ 2)	tsφ1-2	0		_	0		_	ns
Data Rate	f	1	_	1000	1	_	1000	kHz
Video Delay Time (50% of saturation) ②	t _{vd}			(-512Q) + (-1024Q) -	_	`	-512Q) – -1024Q) –	ns
Clock Pulse Line Capacitance	C ø 1		38	(-512Q) –	_	38 (-	-512Q) —	pF
(φ1, φ2, φ3) at 5V bías	·	_	75	(-1024Q) —		75 (-	-1024Q) —	pF
	C ϕ_2	_	38	(-512Q) -	_	38 (-	-512Q) —	pF
		_	75	(-1024Q) —	_	75 (-	-512Q) –	pF
	C ø 3	_	31	(-512Q) –		31 (-	·512Q) –	pF
	, -	_	58	(-1024Q) —		58 (-	-1024Q) —	pF
Input Address Pulse Line Capacitance	C _{pa}	_	12	(-512Q) –	=	12 (-	·512Q) —	pF
		_	20	(-1024Q) —	_	20 (-	-1024Q) —	pF
Video Line Capacitance at 2V bias	Cv		14	(-512Q) –	<u> </u>	14 (-	-512Q) —	pF
		_	27	(-1024Q) —	_	27 (-	-1024Q) —	pF
Power Consumption at $V\phi = 5V$	Р	_	35	(-512Q) -	_	35 (-	-512Q) —	mW
		_	40	(-1024Q) —	_	40 (-	-1024Q) —	mW

① V ϕ is supply clock amplitude ② Measured with a current-voltage conversion circuit with Rf = 25k Ω .

ELECTRO-OPTICAL CHARACTERISTICS (Ta=25°C)

Parameters	Symbols S3900 Series		ries	S3906 Series			Units	
Parameters		Min.	Тур.	Max.	Min.	Тур.	Max.	Onits
Photodiode Pitch			25	_		25	_	μm
Photodiode Height		_	2.5	_	_	0.5	_	mm
Photodiode Dark Current	ld	_	0.2	0.3	_	0.05	0.08	рΑ
Photodiode Capacitance ①	C _{ph}	_	10	_	_	2	_	pF
Spectral Response (20% of peak)	λ	2	00 to 10	00	2	00 to 10	00	nm
Wavelength of Peak Response	λр	_	600	_		600	_	nm
Saturation Exposure ①	E _{sat}		80	_	_	80	_	mlx+s
Saturation Charge ①	Qsat		20	_	_	4	_	V
Sensitivity Uniformity (50% of saturation, excluding first and last elements)		_	_	±10	-	_	±10	%

① Video bias voltage: 2.0V, Supply clock amplitude: 5.0V

Figure 3: Typical Spectral Response





Figure 4: Output Charge vs. Exposure




DIMENSIONAL OUTLINES (Unit: mm) AND ADDRESS CODE


S3900-512Q

SENSITIVE LENGTH 12.8 5.9±0.2 6.4±0.3 SENSITIVE HEIGHT 4.5±0.2 31.75


S3900-1024Q



S3906-512Q



S3906-1024Q



Address Code and Photodiode No.

Address	Photodiode No.	Āo	Ā1	Ā2	Ā3	Ā4	Ā5	Āē	Ā7	Ā8	Ā9
0 1 2 3	1 2 3 4	1 0 1 0	1 1 0 0	1 1 1 1	1 1 1	1 1 1	1 1 1	1 1 1	1 1 1	1 1 1 1	1 1 1 1
9 10	10 11	0 1	1	1	0	1 1	1 1	1	1	1	1 1
99 100	100 101	0 1	0 1	1 0	1 1	1 1	0	0	1	1 1	1 1
499 500	500 501	0 1	0 1	1 0	1 1	0	0	0	0	0	1 1
1023	1024	0	0	0	0	0	0	0	0	0	0

10.16

* Optical distance from the outer surface of the quartz window to the chip surface.


• Mechanical Specifications

Parameters	S3900 -512Q	S3900 -1024Q	S3906 -512Q	S3906 -1024Q	Units
Number of Photodiodes	512	1024	512	1024	-
Ceramic Length	31.75	40.6	31.75	40.6	mm
Number of Pins	2	2	2	2	_
Window Material ①	Qu	artz	Qu	artz	_
Net Weight	3.0	3.5	3.0	3.5	g

① Fiber optic window is available.



PINOUT AND RECOMMENDED OPERATING CONDITION



Terminals	Input or Output	Description
φ1, φ2, φ3	Input (CMOS logic compatible)	Pulses for operating the MOS decoder. As the Video output signal is obtained being synchronized with the rise of ϕ 2, the video output data rate is equal to the clock pulse frequency.
V _{dd}	Input Supply voltage to the MOS deco equal to the amplitude of cloc pulses.	
V _{scg}	Input	Used for restricting blooming. This should be grounded.
V _{scd}	Input	Used for restricting blooming. This should be biased at a voltage equal to the video line even when it is not necessary.
V _{SS}	Passive node	Connected with the anode of each photodiode. This should be grounded.
ACTIVE VIDEO	Output	Video output signal. A positive voltage should be applied to the video line connecting with photodiode cathodes so that each photodiode is reverse-biased. It is recommended that the video bias be 2V when the amplitude of \$\phi_1\$, \$\phi_2\$, and \$\phi_3\$ is 5V.
DUMMY VIDEO	Output	This has the same structure as the active video, but is not connected with photodiodes, so only spike noise is output. It should be biased at a voltage equal to the active video line. Open circuit when it is not necessary.
V _{sub}	Passive node	Connected with the silicon substrate. This should be grounded.
A0 to A9	Input (CMOS logic compatible)	Binary code address pulses to select photodiodes to be read out. Negative logic. It is recommended that the rise and fall be synchronized with the positive transition of \$\phi\$1. The amplitude of address pulses should be equal to that of clock pulses.
NC		No connection. These should be grounded.

DRIVER CIRCUIT

Driver Circuit

Driving the decoder requires three-phase clock pulses (ϕ 1, ϕ 2, ϕ 3) and also address pulses (ϕ a) of binary input which determine the photodiode to be addressed and read out. The applied DC voltage (Vdd) and the amplitude of address pulses should be equal to that of clock pulses. The number of input address pulses is 9 for the 512-element type and 10 for the 1024-element type. The polarity of the three-phase clock pulses is positive, but the input address pulses are negative. These pulses are CMOS logic compatible. (For the address code and photodiode No., refer to the previous page.)


 ϕ 1 and ϕ 3 can be either fully separated or in the complementary relation. However, the overlap should not exceed 50% of the rise or fall edge between ϕ 1 and

 ϕ 3. The pulsewidth of ϕ 1 and ϕ 3 must be longer than 100ns and 300ns respectively.

 ϕ 2 must rise after the rise of ϕ 3 with a delay of at least 100ns. Although there is no restriction between the falls of ϕ 2 and ϕ 3, it is recommended for them to have the simultaneous fall edge. Since the output signal appears synchronized with ϕ 2, adjust the ϕ 2 pulsewidth according to the signal processing method. The minimum pulsewidth is 200ns.

The input address pulses ϕ a must rise prior to the rise of ϕ 3 at least 100ns, and also must fall with or after the fall of ϕ 3. Accordingly, it is suggested that the rise and fall of ϕ a be sychronized with the rise of ϕ 1.

Figure 5: Timing Diagram for Drive Circuit



Signal Readout Circuit

Signal readout methods consist of the current-detection mode using a resistive load and the current-integration mode using a charge amplifier. In either method, a positive bias must be applied to the video line because the photodiode anode of MOS linear image sensors is at 0V (V_{SS}). Figure 6 shows the video bias voltage margin.

Higher supply clock amplitude allows larger video bias and saturation charge. Conversely, if the video bias is set at a low level with higher supply clock amplitude, the fall time of video output waveform can be shortend. It is recommended that the video bias be set at 2V when the amplitude of $\phi1$, $\phi2$, $\phi3$ and ϕa is 5V.

To obtain good output linearity, the current-integration mode is suggested. In this mode, immediately before the each photodiode is addressed each time, the integration capacitance is reset at the reference voltage level (2V), and when the address switch is turned on, the signal charge is accumulated in the integration capacitance. Figure 7 shows an example of the current-integration

circuit and the pulse timing. To obtain a stable output, the rise edge of the reset pulse should be delayed at least 50 ns from the fall edge of ϕ 2.

Hamamatsu provides a driver/amplifier circuit for the current-integration mode; the C4072 specifically designed for random-address MOS linear image sensors.

Figure 6: Video Bias Voltage Margin





Figure 7: Recommended Readout Circuit and Timing Diagram



MOS LINEAR IMAGE SENSORS S3900, S3906 SERIES

Operation for Saturation Control

When the MOS linear image sensor is used at a light level lower than the saturation exposure, the saturation control function is not necessary. The saturation control drain should be set at a potential equal to the video bias, and the gate should be grounded.

When light higher than the saturation exposure strikes the sensitive area, even partially, the photodiode cannot accumulate a signal charge exceeding the saturation charge amount. The excessive charge begins to overflow into the video line, thus causing deterioration of the signal purity. In order to eliminate this phenomenon, a voltage equal to the video bias (typically 2V) should be given to the saturation control drain. Also, a bias voltage should be applied to the saturation control gate so that the saturation charge amount is set at the desired level. The larger the bias voltage for the saturation control gate, the higher the saturation control function will be. However, a larger bias voltage also causes a decrease in the saturation charge amount. Therefore, it is necessary to select the appropriate bias voltage value carefully.

APPENDIX

1) Operation for all photodiode reset:

In normal operation, the charge accumulated in the photodiode is reset when the signal is read out. For the S3900 and S3906 series, the signal charge can be reset at a line other than the signal readout. This is done by adding an appropriate pulse to the saturation control gate. The amplitude of this pulse should be equal to ϕ_1 , ϕ_2 , ϕ_3 and ϕ_4 , and the pulsewidth should be longer than 5μ s.

When the saturation control gate is set at the high level, all photodiodes are reset simultaneously at the potential of the saturation control drain. (This is set at the same potential as the video bias, and is typically 2V.) On the contrary, when the saturation control gate is set at the low level, the signal charge accumulates in the photodiode without a reset being carried out.

2) Dummy video:

The S3900 and S3906 series have a dummy video line to eliminate spike noise in the video output waveform. Video signal with lower spike noise can be obtained by the differential amplification between the active video line and dummy video line outputs. But, in normal operation, the dummy video line need not to be used. Leave it unconnected.

TECHNICAL DATA

DRIVER/AMPLIFIER CIRCUIT C4069

For Serial/Current Output Type MOS Linear Image Sensors

The C4069 is a high-speed driver/amplifier circuit designed specifically for use with Hamamatsu serial/current output type MOS linear image sensors (S3901, S3904, S3902, S3903). The C4069 driver/amplifier circuit includes a generator for the start pulse and two-phase clock pulses used to drive a MOS linear image sensor and a signal processing circuitry used to read out the video signal in the current-voltage conversion mode. The signal inputs required are only a master start pulse, master clock pulse and +5V/±15V.

In addition, the C4091 pulse generator is available, which supplies the C4069 with a master start pulse and master clock pulse.


FEATURES

- Structure allows easy cooling and optical alignment of MOS image sensor
- Simple operation: only a master start pulse, a master clock pulse, +5V and ±15V required
- High-speed operation (2MHz Max.)
- No adjustment

DESCRIPTIONS OF TERMINALS

	Terminals	Symbols	Descriptions				
	Supply Voltage	V _d (+5) V _a (+15) (-15)	+5 Vdc, 70 mA +15 Vdc, 30 mA -15 Vdc, 30 mA				
Input	Master Start øms	St.	MOS logic compatible. Positive logic. For initializing the circuit and the MOS shift gister.				
	Master Clock ∲mc	CLK	CMOS logic compatible. The maximum frequency 12 MHz. For synchronizing the circuit and the MOS shift register.				
_	Data Video	Video	Positive output. This is the voltage output produced after the current-voltage conversion of the MOS video signal and the differential amplification with respect to the dummy video line. Obtained being synchronized with the positive transition of ϕ 2.				
Output	Sample-and-hold	Trig.	CMOS logic compatible. Positive logic. This output is used for the trigger signal for the sample-and-hold and A/D conversion.				
	End of Scan	EOS	CMOS logic compatible. Negative logic. This is the end-of-scan signal of the MOS shift register and obtained being synchronized with the ϕ 2 timing right after the last element is scanned.				

Figure 1: Dimensional Outline and Terminals



Dimensions in mm (inches)

Figure 2: Wiring Example




Figure 3: Block Diagram





Figure 4: Timing Diagram



TECHNICAL DATA

DRIVER/AMPLIFIER CIRCUIT C4070

For Serial/Current Output Type MOS Linear Image Sensors

The C4070 is a low-noise driver/amplifier circuit designed specifically for use with Hamamatsu serial/current output type MOS linear image sensors (S3901, S3904, S3902, S3903). The C4070 driver/amplifier circuit includes a generator for the start pulse and two-phase clock pulses used to drive a MOS linear image sensor and the charge amplifier used to read out the video signal in the integration mode. The signal inputs required are only a master start pulse, master clock pulse and +5V/±15V.

In addition, the C4091 pulse generator is available, which supplies the C4070 with a master start pulse and master clock pulse.


FEATURES

- Structure allows easy cooling and optical alignment of MOS image sensor
- Simple operation: only a master start pulse, a master clock pulse, +5V and ±15V required
- Low noise
- · Wide dynamic range
- Simple adjustment

DESCRIPTIONS OF TERMINALS

# A AL	- Terminals	Symbols	Descriptions
_	Supply Voltage	V _d (+5) V _a (+15) (-15)	+5 Vdc, 70 mA +15 Vdc, 30 mA -15 Vdc, 30 mA
Input	Master Start øms	St.	CMOS logic compatible. Positive logic. For initializing the circuit and the MOS shift register.
	Master Clock ømc	CLK	CMOS logic compatible. The maximum frequency 375 kHz. For synchronizing the circuit and the MOS shift register.
	Monitor Video	M.V.	Positive output. This is the integrated video signal from the MOS image sensor, and used for monitoring when cancelling the switching noise. Obtained being synchronized with the $\phi 2$ timing.
Output	Data Video	D.V.	Positive output. This is the integrated, low-noise video signal of an MOS image sensor.
ੋ	Sample-and-hold	Trig.	CMOS logic compatible. Positive logic. This output is used for the trigger signal for the sample-and-hold and A/D conversion.
	End of Scan	EOS	CMOS logic compatible. Negative logic. This is the end-of-scan signal of the MOS shift register and obtained being synchronized with the $\phi 2$ timing right after the last element is scanned.

Figure 1: Dimensional Outline and Terminals



Dimensions in mm (inches)

Figure 2: Wiring Example




Figure 3: Block Diagram





Figure 4: Timing Diagram



TECHNICAL DATA

DRIVER/AMPLIFIER CIRCUIT C4072

For Random Address Type MOS Linear Image Sensors

The C4072 is a driver/amplifier circuit specifically designed for Hamamatsu random address type MOS linear image sensors (S3900, S3906 series). The C4072 driver/amplifier circuit includes a buffer circuit for the input address pulses and input five-phase clock pulses used to drive a MOS linear image sensor and a charge amplifier to read out the video signal in the integration mode. The required signals are input address pulses, clock pulses, and $\pm 5 \text{V}$ and $\pm 15 \text{V}$.


FEATURES

- Random address readout is possible by input of binary code address pulses
- Structure allows easy cooling and optical alignment of MOS image sensor
- Low noise
- · Wide dynamic range
- · Simple adjustment

DESCRIPTIONS OF TERMINALS

	Terminals	Symbols	Descriptions
	Supply Voltage	V _d (+5) V _a (+15) (–15)	+5 Vdc, 25 mA +15 Vdc, 30 mA -15 Vdc, 30 mA
Input	Address Pulse φa		CMOS logic compatible. Negative logic. Binary code input pulses to select the photodiode signal. 9 bit input is required for 512 elements and 10 bit input for 1024 elements. Ao is the lowest bit.
	Clock Pulse ϕ_1 , ϕ_2 , ϕ_3		CMOS logic compatible. Positive logic. For driving the decoder in the MOS image sensor and also for processing the data video. Maximum frequency 62.5 kHz.
	Clock Pulse φ1, φ2		CMOS logic compatible. Negative logic. For cancelling the switching noise that can be accompanied with $\phi 1$ and $\phi 2$ in the signal processing section.
Output	Monitor Video	M.V.	Positive output. This is the integrated video signal from the MOS image sensor, and used for monitoring when cancelling switching noise.
Out	Data Video	D.V.	Positive output. This is the integrated, low-noise video signal from the MOS image sensor.

Figure 1: Dimensional Outline and Terminals




DC Power 50 Contact GND -15V GND GND GND D.V GND GND-GND— S/H Output -+5V GND GND C4072 Ex. Trigger Input A/D Trigge GND A/D Converter


Table 1: Pin Arrangement of Flat Cable Connector

Pin No.	Function	Pin No.	Function
1-16	GND	34	GND
17	φ2	35	A6
18-20	GND	36	GND
21	$\overline{\phi}^2$	37	A5
22	GND	38	GND
23	$\overline{\phi^1}$	39	A4
24	GND	40	GND
25	ф3	41	A3
26	GND	42	GND
27	φ1	43	A2
28	GND	44	GND
29	A9	45	Āī
30	GND	46	GND
31	A8	47	Ao
32	GND	48-50	GND
33	A 7		

The C4072 is supplied with a connectored flat cable (50 contacts) that can be simply interfaced with other apparatus.

Figure 3: Block Diagram





TECHNICAL DATA

DRIVER/AMPLIFIER CIRCUIT C4074

For Serial/Voltage Output Type MOS Linear Image Sensors

The C4074 is a driver/amplifier circuit designed specifically for use with the serial/voltage output type MOS linear image sensors (S3921, S3924, S3922, S3923 series). The C4074 driver/amplifier circuit is simply constructed because the video-line integration in the MOS linear image sensors provides output signal with boxcar waveform. The C4074 includes a generator for the start pulse and two-phase clock pulses used to drive a MOS linear image sensor and an amplifier used to read out the video signal. The signal inputs required for the C4074 are only a master start pulse, master clock pulse, and +5V and ±15V.

In addition, the C4091 pulse generator is available, which supplies the C4074 with a master start pulse and a master clock pulse.


FEATURES

- Structure allows easy cooling and optical alignment of MOS image sensor.
- Simple operation: only a master start pulse, a master clock pulse, +5V and ±15V required
- Low cost
- Wide dynamic range
- Simple adjustment

DESCRIPTIONS OF TERMINALS

	Terminals	Symbols	Descriptions			
+	Supply Voltage	V _d (+5) V _a (+15) (-15)	+5 Vdc, 70 mA +15 Vdc, 20 mA -15 Vdc, 20 mA			
ndul	Master Start ϕ ms St.		CMOS logic compatible. Positive logic. For initializing the circuit and the MOS shift register.			
	Master Clock φmc	CLK	CMOS logic compatible. The maximum frequency 3 MHz. For synchronizing the circuit and the MOS shift register.			
	Data Video	Video	Positive polarity output. This is the amplified video output of the MOS image sensor, with the polarity reversed and the DC offset cancelled.			
Output	Sample-and-hold	Trig.	CMOS logic compatible. Positive logic. This output is used for the trigger signal for the sample-and-hold and A/D conversion.			
S	End of Scan	EOS	CMOS logic compatible. Negative logic. This is the end-of-scan signal of the MOS shift register and obtained being synchronized with the ϕ 2 timing right after the last element is scanned.			

Figure 1: Dimensional Outline and Terminals



Dimensions in mm (inches)

Figure 2: Wiring Example




Figure 3: Block Diagram





Figure 4: Timing Diagram



HAMAMATSU PHOTONICS K.K., Solid State Division

1126-1, Ichino-cho, Hamamatsu City, 435, Japan Telephone: 0534/34-3311, Fax: 0534/35-1037, Telex: 4225-185

Main Products

Silicon Photodiodes
PIN Silicon Photodiodes
Silicon Avalanche Photodiodes
GaAsP Photodiodes
Photo IC
Linear Image Sensors
Position Sensitive Detectors
Phototransistors
Infrared Detectors
CdS Photoconductive Cells
Photocouplers
Opto-hybrid IC
Infrared Emitters

Hamamatsu also supplies:

Photoelectric Tubes Imaging Tubes Specialty Lamps Imaging and Processing Systems

Information in this catalog is believed to be reliable. However, no responsibility is assumed for possible inaccuracies or omission. Specifications are subject to change without notice. No patent rights are granted to any of the circuits described herein.

Sales Offices

ASIA.

HAMAMATSU PHOTONICS K.K.

325-6. Sunayama-cho, Hamamatsu City, 430. Japan Telephone: 0534/52-2141, Fax: 0534/56-7889. Telex: 4225-186

USA:

HAMAMATSU CORPORATION

Main Office 360 Foothill Road, P.O. BOX 6910, Bridgewater, N.J. 08807-0910, U.S.A. Telephone: 201/231-0960, Fax: 201/231-1539

Western U.S.A. Office 2444 Moorpark Avenue, Suite 312 San Jose, Calif 95128, U.S.A. Telephona: 408/292-8603, Fax: 408/279-1886

United Kingdom:

HAMAMATSU PHOTONICS UK LIMITED

Lough Point, 2 Gladbeck Way, Windmill Hill, Entield, Middlesex EN2 7JA, England Telephone: 44-1-367-3560, Fax: 44-1-367-6384 Telex: 927817

France, Spain, Portugal, Belgium, Switzerland;

HAMAMATSU PHOTONICS FRANCE

Zone ORLYTECH - Bât. 523 3, Allèe du Cdt-Mouchotte, F-91550 PARAY VIEILLE POSTE, France, Telephone: 33-(1) 49 75 56 80, Fax: 33-(1) 49 75 56 87 Telex. HPF262082F

W. Germany, Denmark, Holland:

HAMAMATSU PHOTONICS DEUTSCHLAND GmbH

Arzbergerstr. 10, D-8036 Herrsching am Ammersee, West Germany Telephone: 49-8152-375-0, Fax: 49-8152-2658

Telex: 527731

Sweden, Finland, Norway:

HAMAMATSU PHOTONICS NORDEN AB

Kanalvägen 20, S-194 61 Upplands Väsby, Sweden Telephone: 46-760/32190, Fax: 46-760/94567

Italy:

HESA S.P.A.

Viale Teodorico 19/1, 20149 Milano, Italy Tetephone: 39-(2)31 75 51, Fax: 39-(2)34 13 84 Telex: 234-9121 Hong Kong:

S&T ENTERPRISES LTD.

Room 404, Block B, Sea View Estate, Watson Road, North Point, Hong Kong Telephone: 5-784921, Fax: 5-8073126 Telex: 73942

_ .

S&T ENTERPRISES LTD.

Taiwan Branch

No. 56, Nanking East Road, Section 4.
Taipei, Taiwan
Telephone: 02-775-2963 ~ 6, Fax: 02-721-6223
Telex: 22590

KORYO ELECTRONICS CO., LTO.

Min-Seng Trade Bldg., No. 342, Min-Seng East Road, Taipei, Taiwan Telephone: 02-505-6470, Pax: 02-500-6813 Telex: 25335

Korea:

SANGSOO SANGSA CO.

Suite 421, Sunmyunghor Bldg.. 24-2, Yoldo-Dong, Youngdeungpo-ku, Seoul, Korea Telephone: 02-780-8514, Fax: 02-784-6062 Telex: 22565

Singapore:

S&T ENTERPRISES LTD.

Singapore Branch

80, Genting Lane, Unit 03-02, Genting Block, Ruby Industrial Complex Singapore 1334

Telephone; 7459235, Fax: 065-7469630